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Abstract
The design and high-level modeling of a multi-channel integrated circuit for in-
frared gas recognition suitable for low-power consumption are presented. The
thermal compensation and independent programmability methods are used in all
the main channel stages: sensor biasing, high-pass ﬁltering and pre-ampliﬁcation,
blind cancellation, lock-in demodulation and A/D conversion. CMOS transistor
subthreshold operation and circuit reuse techniques are widely applied in order
to obtain a low-power and compact channel realization. Experimental results
are presented for a 340µm×880µm channel integrated in 0.35µm CMOS tech-
nology reporting good agreement with electrical and higher level simulations.
Keywords: Gas recognition, infrared, real-time, low-power, lock-in, CMOS.
1. Introduction
In recent years, an increasing demand for multi-channel processing sys-
tems has been observed in areas such as medicine, industry or home automa-
tion [1, 2, 3]. The large number of sensors present in these systems and their
parallel processing have increased considerably the complexity of the electronic
equipment needed for its appropriate functioning. In addition to this, a pref-
erence for a low-power consumption and reduced available area for portable
applications have led to the use of very large scale integration (VLSI) technolo-
gies [4].
In the present case, the multi-channel system we deal with is an infrared
(IR) gas analyzer. Its principle of operation is based on the spectroscopic gas
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recognition [5], which is done by means of passing an IR light beam through a
chamber with the gas under test. An array of IR sensors and optical ﬁlters on
the chamber's output measures the light power on diﬀerent infrared frequencies.
Due to the dependence of IR power absorption by the gas molecules on the light
wavelength, we can determine the type of gas from its absorption spectrum. In
other words, this process is similar to analyzing a ﬁngerprint and identifying
who its owner is.
This paper presents a multi-channel digital read-out integrated circuit for
IR spectroscopic gas recognition, which exhibits a low-power consumption and
compact area per channel. The proposed channel circuitry also allows the full
CMOS integration of Hz-range ﬁlters. Furthermore, the independent and ex-
tensive programmability of each signal processing channel enables the compen-
sation of the process deviations within the IR sensing array. In order to cover
both the long (LWIR) and middle wave infrared (MWIR) spectroscopic ranges,
the compatibility of diﬀerent types of devices, like microbolometer [6] and PbSe
photoconductive [7] sensors, is preserved.
2. Gas Recognition System Overview
The gas recognition system based on IR spectroscopy of Fig. 1 is a portable
unit with a wired or wireless communication with an external data unit and user
interface. This allows its functioning in a large variety of places where the people
could have restricted access. Basically, the pulsed IR emitter illuminates the gas
under test inside the optical chamber, and the mirrors implement a multi-path
cell to magnify the gas absorption losses. Once IR light reaches the sensor head,
is ﬁrst split through a passive array of optical ﬁlters according to the interesting
set of wavelength bins. Then, the array of IR thermal sensors translates the
incoming light power into an equivalent change in resistance. Hence, the aim
of the read-out integrated circuit (ROIC) is to supply a multi-channel interface
between the IR thermal sensor array and the digital domain where the gas
recognition is really performed. As part of the ROIC signal processing, each
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Figure 1: Infrared spectroscopic gas recognition system.
channel includes lock-in demodulation capabilities in phase with the IR emitter
for improving the overall signal integrity. The minimum attenuation factor
to be detected in the lock-in amplitude before and after the gas is inside the
optical chamber depends on the minimum gas concentration and determines the
dynamic range per channel.
3. Read-Out Integrated Circuit Channel
Each ROIC channel should meet the following speciﬁcations according to the
general view of the gas recognition system of Fig. 1: built-in A/D conversion
to minimize the overall noise bandwidth of the parallel processing system; no
external components and reduced area to allow a compact packaging with the
sensor array; high ﬂexibility to be compatible with diﬀerent IR sensor types
and process deviations; and very low-power consumption to avoid any temper-
ature drift close to the IR thermal sensors and to maximize the battery life in
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portable applications. For these purposes, the channel architecture of Fig. 2
is proposed, where Vcom is the bias common voltage for the whole IR sensor
array. Each CMOS read-out channel consists of a sensor bias current source,
a pre-ampliﬁer with high-pass ﬁltering capabilities, a linearized diﬀerential to
single-ended transconductor for the blind channel common disturbance rejec-
tion, a pulse density modulator (PDM) followed by a digital ﬁrst-order ﬁlter for
the predictive A/D conversion and a digital serial I/O interface. Also, in order
to achieve independent operation and to avoid crosstalk, all channels have their
own built-in analog reference generator. Based on this scheme, each sensor is
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Figure 2: Functional description and programmability of the fully-integrable read-out channel.
biased separately by a constant but programmable current (Ibias). The varia-
tion of the IR light radiation changes the sensor resistance (Rsens) and so it does
with the voltage drop on the sensor:
∆Vsens = Ibias∆Rsens (1)
The variation of this voltage drop (∆Vsens) is in fact the signal of interest for
the further processing. First, it is restored in terms of both amplitude and
frequency by the high-pass pre-ampliﬁer according to the programmable gain
(G) and the high-pass cut-oﬀ frequency (fc), respectively. Then the obtained
waveform (Vamp) is sensed diﬀerentially to the equivalent output of the blind
channel (Vblind) by the programmable transconductor (Gm) to cancel any dis-
turbing signal not related to the IR measurement itself. Finally, the resulting
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eﬀective current signal (Iadc) is converted into the digital domain by the predic-
tive lock-in A/D converter (ADC). This ADC consists of two stages: a bi-phasic
PDM modulator and a digital ﬁlter. The IR signal components in the resulting
PDM streams (pos and neg) are located in the low-frequency range, while the
instantaenous A/D quantiﬁcation errors are pushed to high frequencies. In this
manner and synchronizing the digital lock-in demodulation with the IR emit-
ter signal (lockin), the unwanted components can be easily attenuated by the
ﬁrst-order digital low-pass ﬁlter implemented here by an asynchronous 24-bit
counter. Almost all the stages of the presented signal processing chain are pro-
grammable through a digital conﬁguration register, which is individual for each
channel in order to achieve a high level of ﬂexibility, allowing 32768 possible
conﬁguration schemes per channel.
3.1. Pre-Ampliﬁcation and High-Pass Filtering
Following the sensor biasing circuit, the ﬁrst processing stage of the ROIC
channel depicted in Fig. 2 simultaneously performs two tasks: the high-pass
ﬁltering (DC decoupling) of the IR lock-in pulses and their amplitude ampliﬁca-
tion. Both of these tasks require a combined active high-pass ﬁltering response.
Regarding CMOS integrated circuit design, the key bottle neck for this pre-
ampliﬁcation stage is the full integration of the low corner lock-in frequencies of
the IR thermal sensors (typically below 50Hz) without the use of any external
passive component per channel [8, 9]. To overcome this issue, the MOS-C high-
pass pre-ampliﬁer topology of Fig. 3 is proposed. Both high-pass ﬁltering and
voltage gain are implemented in the present single stage without any external
component by using a MOS resistive circuit (MRC) operating in weak inversion
(i.e. subthreshold). For high-frequency, the pre-amp behaves as a highly linear
capacitive ampliﬁer yielding its gain factor (G) as a ratio between input (CA)
and feedback (CB) capacitors:
G =
∆Vamp
∆Vsens
=
CA
CB
(2)
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Figure 3: Proposed sub-Hz programmable MOS-C high-pass pre-ampliﬁer. PMOS MRC bias
circuit is similar to its NMOS counterpart.
On the other hand, for low-frequency the NMOS feedback transistor M1 and
its complementary PMOS transistor M3 supply a feedback path for DC decou-
pling. A feedback shorting switch is also added for a fast initialization of the
pre-ampliﬁer (init high) even for very low corner frequencies. The tuning of
the corner frequency itself is automatically obtained by introducing a matched
transistor M2, which generates the suitable M1 gate potential (Vtunen) accord-
ing to the tuning current (Ifc) and the diﬀerential source potential (Vfc). The
generation of the equivalent control Vtunep for M3 is not shown here for sim-
plicity. As M1 and M2 operate in weak inversion conduction and saturation,
respectively, the corner frequency of the high-pass response is:
fc =
1
2pi
Ifceff
CBUt
(3)
Ifceff = Ifce
−VfcUt (4)
being Ut and Ifceff the thermal potential and the eﬀective tuning current respec-
tively. Hence, this topology enables a multi-decade log control of fc through a
compressed voltage range of Vfc (e.g. fc×10±3 requires just Vfc±173mV at room
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temperature). Such a Vfc level is internally generated by the programmable cir-
cuit proposed in Fig. 4:
Vfc = MUt ln (NK) (5)
fc =
fco
(NK)M
for fco =
1
2pi
Ifc
CBUt
(6)
The corner frequency can be scaled in a wide range even for high G factors
i.e. low absolute CB values in (2). Also, the proposed fc programming cir-
cuit is independent from both temperature and technology variations. In fact,
the remaining thermal dependency of fco in (6) is compensated here using a
proportional-to-absolute temperature (PTAT) current reference circuit for Ifc
as proposed by these authors in [10]. As validated in Section 5, combining the
Vfc tuning with the addition of parallel networks of M1-CB of Fig. 3, both fc
and G values can be programmed independently.
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Figure 4: Floating voltage source for the tuning of the MOS-C high-pass pre-ampliﬁer.
3.2. Blind Cancellation
Following the pre-amplifying and ﬁltering stage, the second processing stage
of the ROIC channel of Fig. 2 is in charge of performing the diﬀerential to
single-ended ampliﬁcation of the active pre-ampliﬁer output respect to the blind
pre-ampliﬁer reading. Here two operations are performed: cancellation of un-
wanted disturbing signals generated by thermal, optical, mechanical or even
electrical interferences; and V /I conversion of the IR signal to be integrated
by the current-mode ADC of the next stage. The transconductance ampliﬁer
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scheme of Fig. 5(a) is implemented for these purposes. The linearization to
preserve amplitude information of the lock-in signal is done using the classi-
cal cross-coupled diﬀerential pair topology M1-M4 operating in strong inversion
saturation [11]. Nevertheless, a new additional built-in limiter mechanism is
introduced here through M5-M6, which allows programmability of the linear
and saturation ranges according to Fig. 5(b). This feature allows to avoid the
overload of the ADC stage of next section. M5 and M6 ensure linearity of the
cross-coupled structure by keeping a constant current ﬂowing through M2 and
M3. When the output signal current reaches +Imax− Igm (or −Imax + Igm), M5
(or M6) is cut-oﬀ and the circuit shows a non-linear compressing curve above (or
below) that point. The resulting large signal programmable transconductance
can be expressed as:
Gm =
Iadc
Vamp − Vblind = 2
√
2βIgm
n
(7)
being β and n the current factor and the subthreshold slope [12] respectively.
3.3. Pulse Density Modulation
The scheme of Fig. 6(a) is presented for the 3-level PDM section of the chan-
nel ADC of Fig. 2, consisting of a closed loop containing an analog integrator
and a window comparator. The analog integrator is based on a previous idea
from these authors [13], which exhibits high robustness against reset times. The
principle of operation is as follows: during initialization (init high), the analog
integrator is reset, while Cres remains connected to Vint; once in acquisition (init
low), Iadc is integrated in Cint while Cres is tracking the oﬀset, the low frequency
noise and the output signal itself of the operational ampliﬁer; ﬁnally, when the
±Vth threshold is reached, the comparator generates a pulse (pos or neg) causing
Cres to be switched to the input of the analog integrator. As a result, the charge
stored in Cint is compensated by the matched Cres and the reset is completed.
It is important to note that this topology does not block the integration of Iadc
in Cint during the reset time, behaving like a continuous-time integration during
the full acquisition window. Thanks to the absence of dead times during the
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Figure 5: Proposed circuit (a) and linearized transconductance (b) for blind cancellation.
pulse width (Tpulse) of the PDM stream, as shown in Section 5, this scheme
exhibits a high linear behavior even for output frequency rates (fPDM) close to
the hard limit of 1/2Tpulse:
fPDM =
Iadc
CintVth
(8)
The window comparator is implemented by a very compact circuit proposed
in Fig. 6(b). Instead of generating a dual ±Vth ﬂoating source, an equivalent
threshold is built inside the comparators themselves through circuit asymmetries
in the M1-M4 cell. In this case, supposing weak inversion saturation for M1-M2:
Vth = nUt lnX (9)
The bidirectional pulse counting is performed in the next stage, by the asyn-
chronous counter of Fig. 2, yielding the resulting digital output word at the end
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Figure 6: Proposed circuit for the lossless PDM stage of the ADC (a) and detail of the window
comparator implementation (b).
of the acquisition window Tsamp as:
qadc = bnadcc (10)
nadc = TsampfPDM =
CA
CB
Gm
Vth
Tsamp
Cint
∆Rsens (11)
3.4. Digital First-Order Filtering
In order to overcome issues such as channel crosstalk, clock feedthrough
and power wasting, an asynchronous mode of digital low-pass ﬁltering was cho-
sen [14, 15]. The last stage of the ROIC channel of Fig. 2 is an asynchronous
24-bit counter whose architecture is depicted in Fig. 7. Even though here could
be seen a clock input (Clk), it is used out of the analog acquisition period Tsamp
to perform only a digital serial reading of the digital result. The counter consists
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of 22 identical chained counter bit modules following Fig. 8 and two special mod-
ules: the least signiﬁcant bit (LSB) module of Fig. 9 and the most signiﬁcant
bit (MSB) module of Fig. 10. The schematic and layout designs were carried
out using a full-custom design techniques, thus decreasing the complexity and
occupied area. Each bit of the ﬁnal resulting word is processed and stored
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Figure 7: Proposed block scheme for the digital asynchronous low-pass ﬁltering.
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Figure 8: Proposed circuit for the counter bit module of Fig. 7.
by its own counter module. At the beginning of the acquisition cycle, the entire
word is initialized (Init high) to a biased value of 223 (0x800000). This simpliﬁes
the overﬂow condition detection which coincides with the meeting of the zero
condition for both up and down countings. The LSB module starts two tog-
gling complimentary bits (TUpOut and TDownOut) at each positive step event on the
counter pulse inputs (Up or Down). A dummy multiplexer and a chain of inverters
are used to ensure an appropriate delay and clocking for the following counter
bit modules which form a serial connection net between the output-input count-
ing pairs (TupOut-TUpIn, TDownOut-TDownIn). The MSB module has an additional
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Figure 10: Proposed circuit for the most-signiﬁcant counter bit module of Fig. 7.
circuitry for the overﬂow detection, in case of which, the overﬂow condition ﬂag
is activated and remains latched (Overflow high) until the counter initialization
is performed.
4. Post-Layout High-Level Modeling
As it was mentioned in the previous chapter, the presented ROIC channel
has a vast number of possible conﬁgurations. In some occasions, it is necessary
to carry out a large number of electrical simulations in order to determine the
best conﬁguration for diﬀerent IR sensor types and operating conditions. Due
to the complexity of electrical simulation (long simulation time and high CPU
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processing requirements), it is proposed to create a high-level Simulink model
for the whole ROIC channel module. In this manner, not only the IC designer,
but also the system designer and even the end user are provided with a simple
way to preview the ROIC behavior. The complete read-out channel model of
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Figure 11: High-level model of the complete read-out channel.
Fig. 11 matches directly its functional description of Fig. 2 with a few excep-
tions witch are commented below. The ﬁrst sub-block of the pre-ampliﬁer of
Fig. 12 models a high-pass ﬁltering response. The value of the cut-oﬀ frequency
w_h is read from the table which is loaded before the simulation is started. This
table is previously extracted from the electrical simulation done for 12 diﬀer-
ent cases, combining the programming and worst case sequencing. The same
strategy is used for the ampliﬁer inherited low-pass behavior appearing on the
higher frequencies. Finally, the noise and DC levels are also generated according
to the extracted tables. In the next model stage of Fig. 13 the signals from the
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Figure 12: High-pass pre-ampliﬁer model part.
pre-ampliﬁer and blind reference are subtracted (Vamp-Vblind). Then, the same
low-pass modeling technique is applied as for the pre-ampliﬁer. The transcon-
ductance non-linearity itself is modeled by a look-up table Gm, again considering
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12 simulation cases with 12 diﬀerent look-up vector arrays. Finally, the noise
contributions are added. The extraction of the PDM model is a diﬃcult task
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Figure 13: Diﬀerential transconductor model part.
due to a large number of parameters and the logarithmic time scaling need for
the electrical simulations. The analog integrator model of Fig. 14 and the PDM
stage model of Fig. 15 represent the previous proposed circuit of Fig. 6. Depend-
ing on the Iadc value, diﬀerent parameters are corrected through the look-up
tables. In general, they determine the voltage ramp generated by the analog
integrator and so, the frequency of the Pos and Neg pulses on the output. The
pulse duration is determined by the values of the feedback delay read from the
initialization table. The last block of the channel model, a digital asynchronous
ﬁlter of Fig. 16, is done using a bidirectional counter as a trigger sub-block
of Fig. 17, which also models the lock-in demodulation before counting. One
counting mode is activated if an event occurrs either on the Pos or on the Neg
inputs. Depending on which of both pulses is detected, a sum or a subtraction
from the Qadc word is performed, feeding the result back until the next event
is occurred. If a zero condition of counting is detected, the overﬂow latch is
ﬂagged. The presented high level model provides a wide system evaluation
ﬂexibility. For instance, in addition to a complete channel programming, it is
possible to enable or disable the noise generation for the diﬀerent blocks together
or separately, thus studying the noise contribution for each component.
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5. CMOS Integration and Experimental Results
As shown in Fig. 18, a ROIC full channel has been developed and integrated
in 0.35µm CMOS technology based on all the building blocks proposed in the
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previous sections. The most relevant design parameters for this implementation
are: CA=20pF, CB={0.1,0.2,0.4,1}pF, K=10, N={1,11}, M=3, Ifc=100nA,
Igm=3µA, Imax=8µA, Cint,res={5,10}pF, Vth=120mV and Tpulse=725ns. Ta-
ble 1 summarizes the rest of programmable parameters and the measured per-
formance. Concerning the overall power consumption, the individual contribu-
tions of the pre-ampliﬁer and high-pass ﬁlter, the diﬀerential transconductor,
the pulse density modulator, the digital ﬁrst-order ﬁlter and the rest of the
general purpose biasing circuitry vary depending on the channel conﬁguration,
but can be averaged as 25%, 30%, 20%, 10% and 15%, respectively. As seen in
Fig. 19, sub-Hz corner frequencies with independent programmability respect
to the gain are obtained with up to 16 possible transfer functions (not shown
here for simplicity). A dynamic signal analyzer SR785 from Stanford Research
Systems was used to perform these sub-Hz measures. The high linearity of
the PDM modulator is also veriﬁed in Fig. 20, showing no saturation even for
stream rates close to the hard limit imposed by the pulse width itself. Although
Gm and Cint can not be directly measured, the corresponding fPDM slopes of
Fig. 20 agree with the values obtained from the electrical simulations. Finally,
no crosstalk has been observed between the channels.
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Figure 18: Microscope photography of the test chip (a) and the channel module (b).
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6. Conclusions
The design and high-level modeling of a low-power, compact and fully-
integrable ROIC channel has been presented for infrared spectroscopic gas recog-
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Parameter Value Units
Isens 1 to 10 µA
fc(00) 0.75±0.10 Hz
(01) 3.6±0.4
(10) 49±8
(11) 389±76
G(00) 26±0.1 dB
(01) 34±0.1
(10) 40±0.1
(11) 45±0.1
Gm(00) 18 µS
(01) 25
(10) 36
(11) 45
1/VthCint(0) 1.7 Hz/pA
(1) 0.8
Vsensneq@10Hz 250 nVrms/
√
Hz
THD Vamp<300mVpp <0.1 %
Crosstalk <0.5 LSB
Supply voltage 3.3 V
Supply current 120 µA
Silicon area 0.3 mm2
Table 1: Experimental results for the frontend channel.
nition. The proposed CMOS circuit includes sensor biasing, sub-Hz high-pass
ﬁltering and pre-ampliﬁcation, blind cancellation, lock-in demodulation, and
A/D conversion, all together with independent programmability and thermal
compensation. The proposed Simulink high description level channel model al-
lows fast behavioral simulations. The presented experimental results from a
340µm×880µm channel prototype in 0.35µm CMOS technology are in agree-
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ment with the electrical and behavioral simulations. Based on the presented
channel module, a 32-channel ROIC is currently under development using the
same CMOS technology with a target area of 17.5mm2 and an overall power
consumption of 13mW.
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